Interface of the transport systems research vehicle monochrome display system to the digital autonomous terminal access communication data bus by Easley, W. C. & Tanguy, J. S.
NASA Technical Memorandum 87728 
INTERFACE OF THE TRANSPORT SYSTE~S RESEARCH VEHICL~ 
MONOCH~OME FLIGHT DISPLAY SYSTEM TO THF. nIGITAL 
AUTONOMOUS TERMINAL ACCESS COMMUNICATION nATA RllS 
Wesley C. Easley and John S. Tanguy 
MAY 193n 
NI\SI\ 
National Aeronautics and 
Space Administration 
Langley Research Center 
Hampton, Virginia 23665 
111111111111111111111111111111111111111111111 
NF01619 
NASA-TM-87728 19860019489 
LIBRARY COpy 
LANGLEY RESEARCH CENTER 
LIBRARY, NASA 
Ho,MPTOtj, VIRGINIA 
https://ntrs.nasa.gov/search.jsp?R=19860019489 2020-03-20T14:52:59+00:00Z

TARL~ OF CONTENTS 
Summa ry . . . . . . . . . . . . . . . . . . . . . . . . • iii 
Li s t of Fi gu rF'S . . . . . . . . . . . . . . . . . . . . . . . . . . v 
L Introduction . . . . . . . . . . . . . . . · . . . . . . . . 1 
II. li~t of Ahhrp.viations . . . . · . . · . . . · . . . . . . . . ? 
TIL Oisplay Syc;tem lntprfRce Rp.quire!11entc; · . . . . . . . . . . . . . 1 
A. nata Signal Type . . . . . . . . . . . . . . . . . . . . . . 
R. nata Functionc:; . . . . . . . . . . . . . . . . . . . . . . . 3 
r.. n<lto Ti!11ing •• · . . . . . . . . . . . . . . . . . 
IV. New Interf ac!" Implemer'lt<ltil)n 
· · · · · · · · · · · · · 
1I. 
A. Functionnl Requirements 
· · · · · · · · · · · · · 
. . . 4 
13. lmplp.mentation Concept . 
· · · · · · · · · · 
4 
C. Rus Oata Sepa r(!t ion . . 
· 
• 
· · 
• • 
· · 
• 
· · 
1I. 
n. Synchronization of Host and Dic;play System 
Data Transfer. • • • • ••••••• · . . . . . . 4 
v. ni sp 1 ay Interf ace Ilnit (nIl!) Tec,,",ni ca 1 Oescri pt i Or'l 
A. Overnll Operational Fllnctions • · . . . . . . . . . . . . . . 
R. AdrlrF'sc; Selection Circuitry for n<lta Rpilrling 
C. Oatn Renrl Ci rCllitry •• . . . . . . . . . . . . ... . . . . . 
n. Arlrlress r.olJnter Cyclir'lq • 
· . . · . . . · . . · . . . . 
F:. Rus Control I~orrl Readi ng · . . . . . . . . . . . . 7 
F. DIU Writ!'> Arlrlrp.ss Selection . . . 
· . · . . 
7 
G. nata Transfer Timing · . . . . . . . . . 
H. 
• • • • • • • • • • • • • • • • • • 
I. ~IR Access Control . . . . . . . . . . . . . . . . . . . . . 
VI. 
VI I. 
J. Specific Dat~ Worrl Read Ti~~ 
. . . . . . . . 
K. 
L. 
~~ . 
SPRP Transmitter Timing Control 
. . . . . . . . . . . 
. . . . . . 
q 
• • 10 
• • to r.ircuitry for Time Control Pulse r;~np.ration • 
Read/Write Control Pulse Generation •••• 
. . . . .11 
11 N. Address and nata Strohe Generation . . . . . . . . 
O. Physical Flight Configuratio~ •• 
. . . . . . . . 
.11> 
Concluc1ing Remarl<s . . . . . . . . . . . . . . . . . . . . . •• 13 
Ref erenc~c; 
. . . . . . . . . . . . . . . . . . . . . . . . . • • 14 
i i 
Summary 
The technical effort descrihed in this report w~s performed to intp.rf~ce the 
original TRANSPORT SYSTEMS RESEARCH VEHICLE (TSRV) monochrome display system 
(ADVANCED ELECTRONIC nISPLAY SYSTEM (AOEf)S)) to the new I)igital Autonomous 
Terminal Access Communication (OATAC) hus whic!' was chosen for use in an 
upgrade of tile TSRV experimental system. The AnEOS is a unique prototype 
system for which complete documentation was never prepared. Morlifications are 
very rfifficult. Thus it was decirlen to leave it unchanged and design a unique 
interface to the new OATAC data bus system. The new interface is designated 
as the Display Interface "nit (DIIJ). 
A Shared Interface Ranrlom Access Memory (SIR) ;'s used in the f)ATAC nus system 
as an intermediate storage mediufTI for rlata trilnsferren vi~ the hus. The 
AOEI)S-to-OATAC interface (the DISPLAY INTERFACE UNIT) described in this 
report functions hy rending nata from and writing rlilta to this SIR. 
Input nata to the AOF.OS consists of three serial husses IJsinq Split Philse 
Bipolar (SPRP) fTlodulation. The 0111 was rlesiqned to read display input dat~ 
from the SIR and transfer it via a parallel bus to internal latches. Then 
internal nIIJ ccnversion circuitry is activilterf ",hich transfers the liltchpn 
data serially into SPRP transmitters which in turn modulate the rlata hits 
onto the SP~P wavef orm and send them to the AI)EOS i nr'lllt huff ers. 
Another SP~P hus is present in the AOEOS for transfer of pilot selected 
rlisplay functions to the computer system. This rlilta is handled I,y the OTU in 
the reverse manner. It accepts the serial SPRP input dat~, places it into 
parallel latches, and writes it into the SIR for return vi~ the I)ATAC hus to 
the host computer. 
Data for each SPRP hus is written into designated SIR locations. Timing 
sign~ls are generated in the OIIJ to insure frame synchroni7.ation of all rl"lta. 
The application described in this report is important bec~use it is an example 
of interfacing existing avionics to an advanced bus concept. 
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I NTROnlJCn ON 
A major aspect of the ADVANC~n TqANSPOQT npFRATING SYSTEM TPANspnRT SYST~MS 
RESF.ARCH VEHICLE llpgrac1e was the implementation of the Digital Autnnornoll<; 
Terminal Acc~ss Coml'!unicfttion (nATAC) riata hus <;ystell1 recently rlp.vplonerl hy 
the Roeing r.oll1mercial Airplane Company (Ref. U. f)AT.l\C is a high-sreerl (1 
meqahit per seconri) serii'll rlftt(l hus which effp.cts rligital rlata transfer <'Imong 
a nUl'!her of terminals inrluctively cOllplerl to the hus. 
!lse of the f)ATAC hilS in the T~R\I IIpqrarle structure is illustrrlterl in Fiqure 
1. Two DATAr. hllsses are userl: one, the Glohal !:lus, hanrlles riata 
commllni cat i on i nvol vi ng th~ t\'/o Norrien lInn C()mpllt~rs anrl the sensor 
interf<'lce Iinits; the second, t'1e f)isplny Rus, hanrlles comm1Inicati''ln hetween 
the display ~()st Horrien 11/70 (Inri the flight rlisplay sy<;t~m. 
The init.ial TSRV upgrarl~ ret<'linerl the monochrome rlisplay system. nue 1:0 its 
unique !1esign <'II1ri very limiter! sllitftl)i1ity for morlification it wftS left 
uI1changerl. This createri a reqlli rement for rievplopment of <'I technique for 
f"xtract:ing riata frofT] the new nATIV: hlle; anrl convertinq it into a forI'! suitahle 
for lise hy thp existing system. 
This interfacing requi;ement l'ias met I)y t:~e in-house riesiqn, fahrication, 
testing, anrl implpmentation of the f)ISPLAY INTEP.FACF. IINIT (f)III) \'hich is the 
sllbject of this report. 
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I)ISPLAY SYSTJ:~ nATA INTF.~FACE RFOIIIRFMENTS 
Figure? illustrates tile di'lta interface rpCJuireme"ts nf the mo"ochrorrte 
rlisp1ay system. The signals show" on the right are rlirpct inputs from 
ai rcraft se"sors anrl were not chilngerl as part of the IIpgrarfe. ThE' c;i gna1 <; 
shown on the left represent nisp1ay-host cOrrtmlJniciltion rlata that must he 
transferrerl hy the OATAC hus system. Reference? nec;crihes tile operiltionil1 
aspects of the display system. 
Oata Signal Type: 
The four 5ig"al lines shown on the left represent split phase bipolar (SPRP) 
rfota husc;pc;. SPRP is a 50-ldlohit-per-seconrl serial data h:IS type thi'lt was 
IlSE'rl rather extensively in the previolls TSRV experime"till system. Figurp. 3 
i1lustri'ltes the SPRP transmission line waveform anrl rlatil mnrlulation mpthorl. 
Figure 4 illustrates the digital structure of each SPRP rli'lta worn. It is 
seen that each worn consists of 3~ bits with the least significa"t R hits 
constituting an arlrlress lahel. 
Oilta Functions: 
The three input busses shown on the left in figure 2 contain rlisplilY 
i"strllction inforrrt<:1tion producerl by host computer processing of sensor (iata. 
Using this input instruction data the display processor prorluces real-time 
navigation a"d attiturle displays for lise by the resE'arch pilots. Rus ] 
consists of datil blocks containing 512 SPRP worrls (32 hits each) of map 
bilckgrounrf rlata, anrl a hlock istransmitterl at a rat.e not faster t.ha" once 
per second. RlJsses? anrf 3 are each composed of £)4 SPRP word rlat.a hlocks 
with hlocks transmitterl at a rate not slower thi'ln once every 100 mS. Tho.y 
provHe fi'lst cha"ging position rlata for the backgrnunrl symbols cont.rolled hy 
Rus 1 rlatil. The rptur" bus transmits displ;)y stiltus i"formation i'I"rl pilot 
morle panel selections ~~ck to th~ host computer. It consists of, ~t most, R 
SP~P worrls anrl is tr~"smitt.~rl e;)ch 5n mS frame. 
nata Timing: 
Figure 5 shows the rlisplay ~ystem timing requirements for rlata sUPDlie rl hy 
the thrpp SP~P hiISC;~S. Due to computiltio"ill t.ime lirrtit.iltion~ in t.he riic;p1ay 
processnr. only t'l/O of the three hIJSS~S m::ty he active simultaneolJsly in any 
nata fram p • Th~ lnrqe qlli'l"tity of data orr Rlls 1. r~c;ults in a time 
requirer'lpnt of ilpproximately eight SO m~ fri'lll1es for one transmission. I·/hilt> 
hus 1 is transmittinC), hllc;ses ? anrl ~ are active c:illring alternate sn TllC:; 
frar"(~s; .,,,rl while hus 1 is inactive, hlJsses ? and 1 are transMittprl 
simultaneollsl'y each frame. 
3 
NEW INTERFACF TMPLFMENTAfYON 
Functional Requirements: 
Previously a Litton C-4000 host computer performerl the task of confiquring 
the three rlisplay input SPRP husses lIsing aircraft sensor rlat~ anri C;~"lf:lIS 
data from the rlisplay system. nirect SPRP transmitter/receiver links existerl 
hetween thf> C-4000 anrl the rli sp 1 ay computer. I-Ioweve r, "-lith the change to the 
Norrlen 11/70 host computer, the interfacing is altogether rlifferent. 
Software in the Norrlen host still configllrp.s the rl~ta for each rlisplilY inp'lt 
hus anrl determines which two husses are to be active each frarTJe, f)ut the 
Norrien cannot hanrll e SP8P rlata 1 inks. W;t:h the lise of the nATAC/Norrlen 
interface (figure 1), data words for all husses are in fact transmitter! to 
and from the host at different times during a frame. ~ince the rlisplay 
system was not changerl, a requirement existed for a method of emulating the 
C-40nn/rlisplay system interface using rlispla.y rl"lta trnnsferreri via the serial 
hirlirp.ctional nATAC bus. 
Implementation Concept: 
The general implementation concept is illustraterl in the top portion of 
figure 1. nisplay nata is tri'lnsferreri via the rlerlicated rlisplay [lATAr. hilS 
hetween a terminal interfacing with the host anrl a terminal interfacing I'lith 
the DIll. F.:ach terminal contains a Sharerl Interfilce PA~1 (srr?) which is (l4K-
word hy 1~-nit-hlJffer memory userl for temporary stornqe of rlata trnnsferreri 
via OATAC. The I)ispla.v Interface IInit (nIU) renrls rlispl(lY input r\at"! frnm 
the SIR, routes it to the proper SPRP bus data latches, and senrls it vin i~s 
internal SPRP transmitters to the riisplay processor. Return rlata is hnnrlle rl 
in reverse; the fHIJ receivps the display system SPRP output rlata, reformats 
it, anrl writes it into proper SIR 1 ocat ions for retll rn t rfl nsmi 55 ion tn the 
host. 
RIJS nata Sepa rat i on: 
The ~AthQrl of separating display r\ata for each nus is illustrated in figure ~, 
which is FI )IR memory map for the nATAC terminFil interfi'lcing with t.h~ nTU. 
Dota transmitted hy the OATAr. hue; is identifierl hy user ChOS!'''l l"'hels. 
Firmware in the terminals is IIserl to rlecorip. the lahels anrl routp rlfltfl to its 
assigned SIR locations. Specific lflhAls anrl STR lncations arA configllr"'!rl for 
each SPRP hus as well as for the rl;splay hus control worrl whicl) is ,fpscrihArl 
hp.low in thA sectinn on synchronization. Rus 1 contfline; 1)12 1?-hit SPRP 
words; hence, RU5 1 data occupies 1024 locations in the t~-hit SIQ. Rus5es? 
anrl ~ each contain 64 SPRP words, nr l?R STR locations. The rlisplay retllrn 
rlata is allocaterl 1.11 STR locations, nnly f) of which arA. presE'ntly in liSP. (~ 
SPPP worrls). The hus control l'Iorrl occupies only one locfltion, O~nnH. 
<;ynchronization of Host anrl nisplay ~'yc;tl;'rn nata Transfer: 
Two prohle1ns requirerl snlution in the rlesi(1n of the rl;splay/Norrlen riatfl 
cnmmunication link to insure proper frame registration of rlata transferrerl 
4 
hetween the host anrl the rlisplilY system. They werE': (1) insuring thot the 
proper c;PRP rlata husses are ilctive for a ~iven frame, i'\nrl (2) insuring that a 
frame of rlisplay rlata is not userl until it has settlerl in the STR. 
The synchronization methorl IJserl is illustr.:ttpd in figures 7 ilnrl R. Rus 
selection ;s accomplished hy a hus control worrl, the structure of which is 
shown in figure 7. This worrl is confiqurerl every frame in host softwilre, 
transmitterl via DATAC illong with the frame's active rlatil, ilnrl written into 
SIR location nfiOOH. Th~ 3 least siqnificant hits ilre userl for hilS control; 
bit 0 for hus 1, bit 1 for hus ~, anrl hit 2 for hus 3. A one (hit set 
conrlit i on) i n ~ny of these hi ts means that its corresponrli nl) hus is to he 
userl that frame; a zero (hit reset conrlition) meilns the corresponrling hus is 
off for thilt frame. Only two of the three hits may he set for "lny nne frilml'>. 
The other important synchronization consideration results from the fact that 
a certain amount of time (typically a few nilnoseconrls) is required for 
settling anrl stabilization of the rlata in the SIR after DATAC transmission. 
To signify that SIR rlilta is rearly for use, a Frnme sync pulse is C)enernten ""y 
the nATAC terminal each 50 mS frame for each hus. These pulses .'Ire fir'l1Wilre 
controlled interrupt vectors whose of'l"lY time is user proqrammahle. 
Figure R contains an illustriltion of the sppcific mpthori hy which the hus 
control worrl anrl thf' fril'n~ sync pulses control rlilta tr.:tnsmission to thf' 
rlisplay system. In the nw the nATAC frame snyc pillsf's anrl logic st.:ttes 
generated from the pertinent hus control word hits are Ilserl .:ts inpllts to i'\n 
AND gate. This means th.:tt the nIll arldress counters will not start unti 1 hott} 
these signals ore .:tctive (ANn !Flte is enahlerl). <;incp st.:trting the I)TII 
ilrirlress counters is the rlechanism used to trigger ~PBP dat.:t transmission to 
the rlisplay system, the result is thilt this rliltil trilnsmission is 
simultaneously slaved to hath the host anrl the nATAf. hus system. Once tin 
adrlress COllnter is starterl, it wi 11 ilutnmatically step thrnugh the enti re SIP 
huffer area assignerl to its correspon(Jing hus, then reset itself ann wait for 
the trigger logic of figure R to again occur. t·1ore rlptailerl rliscu"sinn of thp 
nIU inner workings is contained in following paragraphs. 
The retllrn rlata rlnes not require eX"ict frame time registration anri is hanrllprl 
in a slightly ~ifferent manner. Tt consists of morle panel rlata which is 
stored in liltches in the OW i'\nrl translllitted routinely each frnme. The morle 
panel rlata changes only Ilpon manual input from the display pilot morle sAlect 
panels, anr! its pntry is thus a<;ynchronnlls. New i110rle prlnel -iata will he 
transferrerl hy the nIl) to the SIR cfllring the first full frame after it is 
present in the f)III data latches. Thus, there can he a frame tif1le rlelay ilftpr 
selection hefore the rlata is trilnsferrerl into STR memory. Thie; is 
satisfact.ory since the host software rlM~S not asstJre lJr>rlat~rl inforf1liltion 
Iising the new return cfata in less than one seconrl. A t:;O me; frilfTIP time rlelil,Y 
in transmission therefore goes unnoticen. 
llISPLAY INTF.RFACF. IINIT (nIII) TEf.HNTr,Al nF.~r.RIDTION 
The remaining sectione; of this report contain a technicill rlescription of the 
fHU. 
Overall Operational Functions: 
As previously stated, the OW functions are: (1) rearl host-qeneraterl r!isplay 
input data from SIR locations, reformat the rlat~, and transmit it serially 
via internal SPBP transmitters to the rlisplay ~ystem, anr! (2) receive SPRP 
data f rom the oi sp 1 ay system, ref ormat th is rlat a, ann write it into proper 
SIR locations for transmission via the OATAC bus to the host. Figure q is a 
functional rfiagram of the nllJ. 
Arlnress Selection Circuitry for nata Rearling: 
Selection of the arlnress to be read is ilccomplisherl I)y the addrec;s counters 
and the arldress latches as illustraterl in figure q anrl in morp detail in 
figure In. A nIU arldress counter exists for each of the three input hussec;. 
Each counter consists of a series of 54LS193 chips configureci such that the 
initial value on the arlrlress select lines is the starting location in ~IP of 
the huffer area containing data for its corresponding hus. ~xaminiltion Qf 
figure 6 shOl'ls that the Rus 1 counter is initially set to nnnOH, RIJS ? to 
040nH, and Bus 3 to n4RnH. At all times the l? lines from each address 
counter present a l?'-bit ilddress value to its latches I'/hich are in turn 
connected to the nIll/nATAC arlrlress hus. IJpon receipt of the propl;'r timinq 
pulses (rlic;cussed helow) an arldress counter's latches are enabled t"us 
presenting its selected address value to the SIR. This constitutes a request 
to the SIR to provirle the data from that location onto t"e nIIJ/nATAC rlata 
hu s • 
nata Rearl Ci rcu it ry: 
Once the SIR receives the rearl request describerl in the previous paragrap", 
it responcts hy enah 1 i nq 1 atches such thilt the r1ata f rom the rrquest.en 
1 ocat; on is present on the DIU/OATAC data hus and re~r1y for USE'. Then tJf)on 
receipt of a properly timed pulse (descriherl in rletilil I)l?low), the nIIJ rlata 
latches (figlJres C) and 10) are enilblerl, thus capturinq the rlata hits on the 
line at that precise time. 1,lith this event the nI!.l has possession of the 
rlata from the location it requesterl anrl proceens hy means of internal 
circuitry to transfer it to the proper SPBP transmitt.er input wl-tich in turn 
senrls it serially out to the rlispl~y system. A separilte SPRP transmitter 
exists for each nus. 
Arlrlress r,ounter Cycling: 
After the <"lat.:! f rom a SIR 1 ocat i on has heen captu rerl hy tl-)e nIl! rlata 1 at.ches 
as rlescriberl ahove, the adrlress anci data husses are "lvail;,hle for lise in 
rearling data from tl-)e next location of the buffer heing u~ed. This is rlone 
by stepp; ng tl-te counter by one t.hus present i n9 the next arlrlress value to t.he 
nIIJ acirlress latches ann hence to the SIR anti repeating the data reile! cycle. 
The pulse to incrempnt the arlrlress counter is the SFP COUNHQ input shm'ln in 
£) 
figure 10. It is generaterl by niU timing circuitry to he rliscussprl helow. 
Each arlrlrpss counter is harc!wi rpd so that it wi 11 nnt i ncr~ment af)ove t~e 
last SIR adrlresc; cOl1taining rlata for its cnrresponrling hus. Rlls 1 count') 
through SIR location 03FFH (10~4 stpps), RlIs II counts through location 047FH 
(l~8 steps), anrl Rus 3 COUl1ts th rough 1 ocat i on 04FFH (1?R steps). 1.lhen the 
maximum count is reacherl, the countpr generates its own rpset pulse and 
returns to its initial value. It will not restilrt 1I11til receipt of proper 
sync control pulses which have h~en described previously. (See figure R.) 
These sync control pulses produce the ST~RT COUNTEQ input shown in the upper 
left of figure 10. 
Rus Control Word Reading: 
The hus control worri (SIR location OfiOOH) contains 3 f)its which are lIserl as 
part of frame synchronization. Therefnre this word must he read at the 
hpginning of each frilme so that the f)ATA,C frame snyc pulses ,,/ill triqqer nnly 
the blJ5 rlddrE'c;s counters selecterl hy host comnuter softwilre. Tn accol"1plish 
this, the f)l1J was rlesignerl so tl-Jat the default vallie on the addres,> hilS is 
0600H. This means thilt in the ahsence of any other selecterl addrAss, 
location 0600H I1Jill he continuollsly reaci anrl its rlata will he present in the 
nyu rlata latches. Thus, unlike any other SIR lociltion, no frame s'ync pulse is 
required for reading this location. Ac; has heen stateri, thp hus control word 
is upriated hy the host at the hegirming of each fraf'!lp.. The frame '>'ync pulses 
are rlelayerl slightly beyonrl the frame start time to allow for rlata sAttlinq 
in the SIR. Thlls the inputs to th", ANn gates nf figure 8 which rec;ult frnm 
hus control word hits will be configured before arrival of the frame sync 
pulses. This insures that no counter will he started hy a frame s,Ync J'lulse 
unless the host software has selected it for the frame in question. 
OIU Yrite Address Sel~ctiol1: 
The nI11 must ",rite the return words into proper SIR locations for transfllission 
via nA.TAC hilCk to the host. Only 3 SPRP "'!Orris (12 SIR locations) (lrp IIc;erl. 
No arlrlress counter exists in the nIIJ for selection of these retllrl1 \>Jorrl 
ilrlrlressps as WilS the case for data reilding. Inst~arf, USE' is made of tt,e 
arlrlress label cnntilineri in the least significant 8 bits of ,each SDRP worrl 
received frolT1 the rlisplay cOrTlpllter. Figure 4 illustrates the SPRP word 
structure anr! shows the location of the arldress lahel bits. 
The r?t\Jrn worrls to he written i ntn SIR enter the nw hy rTleans of its SP~P 
rf'ceiver. Examination of figure 10 shows that the output: of this rE'cl~iver is 
rlirectp~ tn both the rlata latch anrl the aririress latch, the latter via ilrlrlress 
l~hel strip logic. The arlrlrpss label strip logic collects the least 
~i9"ificant R hits of the receiver! worrl anrl rlirects the~e hits to the ar!rlres~ 
lrltches. These lahpl hits are then arlrlerl to a preset hiils of n~onH in the 
return \'Iorrt dd-irec;s spl~ction lngic to fnrrTl the STR l,.,cation to ",'hich t:he 
~"or,l in 'l1Jp.stion ;s to he written. Thp specific rpturn worrls IIc;ed hiwe 
arlrlrp.ss lahels (~pneraterl ,",y the rlisplay computpr) of nnH, n44, anri 084. 
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Thus thp. arlnress label strip logic .yields return worrl SIR loc-ltions of OSOnJ.l, 
0540H, and 05ROH. How~ver, it is seen from fi"ure 4 t~at ?4 rlata hits rpmain 
in each SPRP word after the lahel is qone. This cannot he containerl in one 
lfi-bit SIR location; hence e-lch arlrlress la~el ~15t control? SIR locations. 
This is oone in tilP retllrn worri address selection logic (figurR ]0) hy 
incrementing the SIR address value after the fir5t 16 hits of the nata worn 
are placerl into the rlata latch. The remaining R hits are written into the 
least .,ignificant bytp of the next highest SIR location. The IJnner hyte of 
this location will thus contain unuserl nata hits. The final result is the 
following SIR locations for the 3 return SPRP words: wor~ 1 is in location., 
0500H anri OSOlH, word 2 is in locations 0540H and 0541H, and worri J is in 
locations 05ROH and OSAlH. 
Data Transfer Timing: 
The previous several paragraphs descrihe the electronic signal flow involverl 
in the DIll/SIR data trilnsfer. The next topic is timing requirements for 
controlling these rlata transfer signals. There is only nne adrlress hus anrl 
one ciata bus in the OIU; yet rlata for thrpe spparate i npllt rlata hllsses anri 
one output data bus must he transferrer! rluring each data frame. All the 
arldress huffers are hardwired to the one ar:!r:!ress hilS anri all the r:!i'Ita 
liltches are hardwired to the one data hus. This means that enahle anrl select 
pulses must he ge"erated at rroner times to insure requirerf data separation 
anr:! organization. The timing scheme used to accomplish this is rlescribed in 
the following paragraphs. Constant reference to figure 11, the mi'lster timing 
chart for DIll functioning, will be marle. Figllr~ 11 illustrates the sequence 
of events required fnr nne read/write cyc1p which is repeater:! u"ti1 all data 
words are transferred. 
nata Rearl/Write S~gll~nce: 
Starting at the upper left of figure 11, th~re are a series of r)IJlses 
proceer:!ing rliagonally rlown the chart. Tt is these pulses that cnntrol the 
sp~cific worrf of the specific hus that is to he read ~t ~ny inst~nt. It is 
seen that thpre are two worr! transf~rs for eacl, hIlS worn ann for eilch retllrn 
worrl. This is hecause a SIR lnci'ltion is 1~ hits ann each SPRP worrl contains 
12 hits; f:hus twoSTR locations are reqllired for storage of each rlispliW hus 
SP~W word. The sequence of rfata transfer is shown in the left collimn of 
figure 11. At the enn of the marken 10 microseconrl int~rvi'll, hoth Srq 
locations of each rlisplay SPRP input hus word and both SIQ locations of a 
r~turn SPRP worrl have heen tran.,ferren. 
~rR Access Control: 
Since the SIR is sharen hy the nIl! and the OATAC hilS, there rrtust he timps 
when each device has control. This is i'Iccomrlisl,e~ hy generation in the nT!1 
of the An[)q~SS STRORE signal shmJn in figure 11. This is i'l ppriorlic sqllarA 
wave with a perior! of 2 microseconds (one microsecond hiqh 'Inn one 
microseconrl low). While this signitl is low the nTll citn reitd from anrl write 
into the SIR location whose arlrlress it pl~ces on the adrlress hue;; while it is 
high the DATAC': terminal has control of the SIR. Looking at the top left of 
figure 11, it is seen that the pulse corresponding to the RF.'An RIIS 1, '~()Rn 1 
condition goes low (its active state) while the AOORFSS STRORE is high (TJ). 
This assures that the rlesirerl arirlress will be rearl.Y anrl settlerl on the 
address bus when the AnnRESS STRORE goes low. Then when the AnDRFSS STRnRF 
goes low (T2 in figure 11), Rue; 1 arlrlress l~tches are enahlerl thus granting 
control of the adrlress hus to whatever Rus 1 arlrlress the latches contilin. 
This constitutes a request for the SIR to allow a read of the rlata in the 
arlrlressed location. This condition will exist until the RF.AI) ql'S 1, !-IOR!) J 
again goes high (just heyonrl T3 in figure 11) at which time ~ Rus ? arlrlress 
ohtains control of the address hus. As the cycle continue.:;, every requirprl 
address will get its turn on the ilrlrlress hus. 
Specific Oata l.Jorrl Rearl Time: 
Once the dilta request conrlitions of the last: paragrilph occur, the SIR 
requires one more siqnal hefore it illlOl'lS rlatil from the reCluesterl lociltion 
be used. This is the nATA STRORE sllo\'Jn in fiqllre 11. The nATA STR/)RJ:.: is a 
low active signal generat.ed 'r,y the nTII anrl occurring rluring the low ~ctive 
time of the AnORESS STRORE. It is rll/ring nATA STRORF active time that the 
the nIt! is assured of finrling valirl settlerl rlat<l in the arlrlresserl SIR 
location. The nIII DATA LATCH PULSE is qenerilterl during the nATA STRORF plllse 
time and is Ilserl to pffect actual ri"lta Cilpture. nata hits frf)m tile arlrtrpsserl 
STR 10C"ltion are actually latcherl on the falling erlgp of thi~ nATA LATCH 
PUtSE \fJhich f'1flSt occur hefore the enrl of the "Ictive (low) time of the nl\TJ\ 
STRnR~ pulse. In order to allow ~aximum settling time for SIR data, this 
falling edge is marie to occur ne~r the pnrt of the f),nrA STPORE pulse "Ict;ve 
time, T3 in fiqure 11. The same cycle is repeated twice more to rearl the 
first: lFi-l)it I\IR locations of Russes 2 ann 1, liP until time T4 in fiqure H. 
At T4 the first Iii hits of the first retllrn SPRP word are v/ritten into the 
proper SJR If)crttion hy the IHII. C'xamination of figlJr", 11. s!'ows th<1t th~ 
RtAI1/'IRITF control signal also goes low at time Ttl. rhe RFAn/lJRTTF control 
~ignal is g~~ner~ted in the 0111 anrl rleter1llines whether the arlrlres<;erl qR 
loc"ltion is to be rearl fro~ or written into. Wl,en thp REAn/WQIr~ control 
pllls!~ is hiqh, only n rearl can OCCilr; l'JhAn it is low the nIl! can write into 
the arirlresserl SfR location. TillIS it is necessary for the RFA!)/",RITF Duls!" to 
hl~ lo~" rluring tht;> \IJritinq t.im'" of t.hA ret.urn worrls. 
Aft.er this nTil write oper<ltinn rlilt"l for the first. In-hi!'. Sf!~ lociltion of 
ench perti'lent SPRP rfata I1lOrrl have heen transferrerl. The I1I11 then qpneriltes 
tnp STf:P r.nllfllTJ:.:R pulse for incrementing t.o the next. locfltinn. 1\11 "Ictive 
COllntprs rr>sf}onr:f to this <;ignal anrl ar~ incr",ITlPl"ltprl at its filllinrJ prtfjP, !'.11Tlp. 
Tn in figure 11. From this point, the cycle descriherl ahovE' is repe,lt prt 
until all ri'>quirerl SIR lOCiltiofls ore i1rlrlresserl. As h"ls heen rliscllsSt:rI 
rreviously, eilch counter will inrlppenrlently respt itself when its preset 
q 
maximum cOllnt is reilchen. Once reset the counter will ignorp. all step 
counter pulses (refuse to cycle) until the logic shown in figure ~ is flqain 
satisfied. Also once a counter is started it will not stop in re~pon~e to 
any external control pulses until ite; maximllm C()flnt is reacherl. 
~PBP Transmitter Timing Control: 
The SPRP transmitter start pillses ilre shown at the nottom of figure 11 anri 
occur at times T7, TR, and T9. examination of the Rus 1 start nulse (T7) 
shows that it occurs sl i ghtly hefore the enc1 of the RFAn RIIS J, ~JORn ? 
control pulse (near the center of the diflgram) and simultaneous with the 
ffllling enge of the nw nATA LATCH PULSF: which Cflpturen datil from the seconrl 
hus 1 SIR 10cati0n. At this time hoth 1~-hit worns of the Rus 1 3~-hit SPRP 
word have been rean from the SIR ann their oata enaolerl in the DIll dilta 
latches. The SPI3P rlilta word is then ready for trilnsmic;sion to the rlispl.:JY 
system, a task accomplished oy starting the trflnsmitters which rearl the nilta 
latches bit by hit, convert the TTL nilta to SPRP nulc;e configuration (figure 
3), and send it serially to the receivers in the rfisplflY systeJIJ input 
c i rCIJ itry. 
Fllrther examination of figure 11 shows that the two other hllsc;es ilrp. treaterl 
irlentically at times TR ann Tq, respectively, when the seconn worn of each of 
these nusses has neen reao flnri liltched. Latching of return worrl oatil into 
SIR buffers is accomplishp.rl hy SIR supporting circuitry ilnrl thus nn action hy 
the OIU is required for this function. 
Circuitry for Time Control Pulse Generation: 
The circuitry Ilserl to gp.nerilte the timing control sigrtflls of figure 11 is 
illustraterl in figure 17.. A? Mhz master clock is IISl'lrl as " refprencA for 
all time flJnction5. The READ/WRITF. control signals for inrlivirllJal nll5 worris 
are gp.nl"rateri from a 2716 F.PRO~1 whose ilrlrlressing is controlled hy il counter 
circuit COJ'lposed of 5t1LSlq3 cf'\if)s. r,ounter outPlltS are FPROM arlrlres~es 
whi ch are created vi a a clock rlpri veo counter input. In the ahsence of iln 
Active address input, all EPRO~ output lines are ~igh. When ~n active EPRnM 
.:Jrldress occurs, a low state results for nne corresponding outWIt line \oJhich 
in turn constitlltes a worrl reao or write 5elect signill. Ac; the F.DRm~ 
ilrldresc;es are serially cycled, tr,e serif's of low active pulses heginninq a 
tf)e top left of figure 11 result. Only OnA line will he low at any specific 
time ins1lring that each necessary aodress lOCfltion is allOCAted its own 
Ilni que time on the (lrlrfress hilS. The datil 1 Atcf)i ng methorl previ OllS ly 
rliscus5en insures capture of the contents of each lOCAtion when its value is 
active on the ariorp.ss hus. FiglJre 1? :tlso illustrAtes t.he method llsen to 
insure a rlefault adrlress of Ofi004 (hus control wlrd ilrlrlress) on thE" (trinress 
huc;. It is seen in figlJre 1? that All the R~Af)/WHTF. control signals arp 
input into a 54lSJO ~JANn gate. t./hile all these lines ilre high thll output of 
the NANn gate is low, thus t'lctivatinq the gate anrf latchinC] thp fixeri i"Pllt 
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address value onto the SIR arlrlrese; bus. Thie; fixprl input iirlrlree;<; is OfionH 
which is the location of the hus contrnl worrl. ~/hen anyone of the NANn giitP. 
inputs goes low, thf' gatP. output ic; rlisah1P.rl thus alln\'ling thP. line which is 
10\1/ to control thP. adrlress viJluP.. Since the rlefnlllt: stflte of all FPR()'1 
out[)lJt 1inps is high, the defiJlJlt iirlrlrP.ss will rP.sirle nn the arlrlrec:;s hus 
anytime an EPRnr~ nrlr!ress r!()(~S nnt s",lect (In output rearl or \'/ritp nflp.riltion. 
Rend/Write Control Pulse GP.neratinn: 
The Rr::An/I~RTTE control pl11se disclJe;serl (lhOVf~ in cOMectinn \'Iith fiqllre 11 is 
genf'>ratP.ri hy directing the wrHf'> cnntro1 pulsps into a 1)4L~(\)~ AWl giltp (Giite 
1, figurp l?). <;ince tflP.se lines ilre normally high the MIn gate olltr)llt ''1il1 
he ~iqh (rear! c;tiJtp) pxcP.pt when eithP.r write control 1inP. goes low. Then 
the ANn gate OIlt.;Jllt will hecome 10'/./ \'Ihich is the write c;tflte anrl t.h", nI11 can 
write into the SIR. This corresponds to tl1E' ahove rliscusc;;on of the DIJls~ 
timing shown in figlJre 11 where it is seen thiJt the wnTE RETURN ~'nRn plJlc;e 
anr! the REA[)!hIRITF. control p1l1e;e are simultflneolls1y 11)w. The ST~P r.OIINTFR 
pu1c;e is genP.rated hy the logic ANn of the inverted READ/I.IRrTE control pillse 
flnrl the inverted A[)I)RF.C;C:; STRORE PIILSF as illustratf>n in t'le lower cent.er of 
figure U', GatP.?. Since the READ/14RTTE control pulse is high for reading, 
ite; invp.rted c;tate flo1rls Input 1 to Gate 2 low dllring all reno timec;. IIh",n 
the DIll issues a write request the RFAO/l>rrUTF. pulse goes low thue; hringing 
Input 1 to Gate 2 high. The", upon the next occurence of a low ~tate of the 
AnnqE~<; STRORE, Input 2 to Gate 2 (invP.rterl AnnRFS<; STR04() goes hiqh ann 
thu~ the OIJtput of G(!te 2 hecl)mes high generating the q~D r.nIINTI="R puls~. 
Fxamination of figure 11 shows this event; the STEP COIINTER pulsA occure; 
simu1taneolls with low RI=.:An/URTTE anrl AnnRFSS STRORE pu1sAc;. The rllJr<'itinl1 ()f 
thP. STEP COIINTER pulse is only the low time of the AnnRF:SS STRORF (t 
microsecond) hP.CiHlSA, a~ 'leen in figure 11, hoth the P~AI)/INTTF flno AnnPFSS 
STRORF. pulses go high ng~in. 
Arlrlress an~ natil Stroh", Generation: 
AnnRFSS STqnRE anrl nATA STRORF signals are generaterl ae; i11ustraterl in fiqllr~ 
P. T~p AnnRESS STRORE is a continuous n.S M'lz siqnal ohtainerl hy riivid;nq 
the ? ~1hz clock hy 4. This rlivision is accoll1plishflr! hy uSP of tt,p 
appropri ate st;"lge of the I:PRO'~ adrlrpc;s count.er. Thp 'lATA STR()RI=" r'llIst 11(> 
rlelay~d slightly after start of the AnnQFSS STRnR~ (fiqure 11 (Inri previnlls 
disclls~iol'1). A l1lonostahl~ Illultivihrator (54L~l?1) ,,,Hh slJitiihly iJdjllstpd 
timin<) networks ;$ lIc;erl tn prorillce this pillse witf-J thA proper rlelay ilnd 
rflJrntion. T'le inp'It pulse to the 1)4f.Sl?1 is the n.nf)RF5S QQORF ~s c;'lo(min 
figure P t.hus insuring thflt no nATl\, ')TR(1RE will nCClJr until th~ ,,\f")rH~~SS 
STRORF exic;ts. Once crenterl the nATA STRnH~ rllJr:ttion ic; cont.rolled ~V a 
54L~1?3 timing network so thflt it enrls slightly hefnre the ~nrl nf the A~nRF~S 
STlWRF. ;:)lllSt~ v/hich init:iat.ed it. The tifllinq requirprj is ill"c;trflterl in 
figure 11 anr! '''f'!S rl;sclle;sed previ0us1y. 
1.1 
Physical Flight Configuration: 
The installation configur"ltion of thp. TSRII display system is shown in 
figures 13 anrl 14 which are photographs of the actual flight pquinment 
racks. Figure 13 shows the AOEOS rlisplay g~neration flight equinment which 
consists of the display prnc~ssor, the rligital-to-analng unit for proriuction 
of deflection anrl vidpo signals, ann monitoring units IIserf for system 
operation anrlmaintpnance. Exc~pt for the computer terminal at the top left 
this rack of eqlliprnpnt remains the same as in the previolls TSRV experirnent".l 
system. Fi gure 14 shows the install ation of the new components, the nIII, and 
its "issociated [)ATAr. terminal. These two rfispl.'ty-relaten units ar~ mOllnt(3n 
in the flight management rack across the aircraft aisle from the rlisplay 
equipment shown in figure 13, an arrangement rn"ide necessary to "ivoid 
overcrowded conditions ne"lr the egress pass"ige rlirectly nehinrl the r~search 
fl i ght deck. 
CONClIJnINh RF.MARKS 
The Oi spl ay Interf i!ce I/nit (nIl/) Wi!S ripsi qnerl, COl1strllcteri, t~c;terl, r.Jnri 
installeri in the upgrarleci TSRV experimental flight c;ystem for interfi!cing the 
original TeV monochrome rlispl"lY systpm (AnF.:nS) to thp. new nATAr. seri'll ri'lt"l 
bus. A unique rlesign was necessr.Jry tl) satisfy the Anms nr.Jta interfilc~ 
requirements of three inpllt SPRP serial rli!t-l hl/sc;es anrl one Ol/tPl/t SPRP hll<;. 
The resulting OIU has been fully testerl in the TSqy operr.Jtional environment, 
ann its performance hac; sr.Jtisfied all desiqn criteriil. It is exrpct~rl to 
rearlily perform satisfactorily until a new color rlisplay syste~ is installerl 
in thp TSRY, at which time the monochrome AOEOS will no longer ~e userl. 
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